Page 1 of 1

NUC972DF62Y LCD FIFO Under-Run Interrupt

Posted: 30 May 2019, 18:30
by KishchukOleksandr
I work with NUC972DF62Y and use LCM and GE2D module.
What causes to FIFO Under-Run Interrupt, and how I have to handle it?
After clearing UNDERRUN_INT flag, it set again.

Re: NUC972DF62Y LCD FIFO Under-Run Interrupt

Posted: 23 Jul 2019, 23:21
by Wright
Hi
There’s insufficient DDR bandwidth.
Please drop LCD pixel clock rate or use 16bpp instead of 24bpp.